Mplab® Harmony 3 Core Module
Approved changes feed: RSS · Atom
cpe:2.3:a:microchip:mplab®_harmony_3_core_module:*:*:*:*:*:*:*:*
part: a version: * update: *
| Vendor | Microchip (838cafee-4381-5a32-ab83-9c6c625fa8b6) |
|---|---|
| Product | Mplab® Harmony 3 Core Module (5d09593a-e467-5e29-a4d6-d36da4d801af) |
| Edition | * |
| Language | * |
| Software edition | * |
| Target software | * |
| Target hardware | * |
| Other | * |
| Notes | Imported from gcve-enriched-dumps CVE data |
PURL mappings
| PURL | Source | Last updated |
|---|---|---|
| No PURL mappings for this CPE yet. | ||
Vulnerability references
| Identifier | cpeApplicability | Submitted | db.gcve.eu details | Rationale |
|---|---|---|---|---|
CVE:CVE-2024-30212 |
vulnerable | 2026-06-08 06:35:29.260722 |
Microchip Harmony 3 Core library allows read and write access to RAM via a SCSI READ or WRITE command
If a SCSI READ(10) command is initiated via USB using the largest LBA
(0xFFFFFFFF) with it's default block size of 512 and a count of 1,
the first 512 byte of the 0x80000000 memory area is returned to the
user. If the block count is increased, the full RAM can be exposed.
The same method works to write to this memory area. If RAM contains
pointers, those can be - depending on the application - overwritten to
return data from any other offset including Progam and Boot Flash.
Published: 2024-05-28T16:07:52.946Z
Updated: 2025-02-13T17:47:45.803Z |
Imported from gcve-enriched-dumps CVE data |
Contribute
You can submit an edit proposal for this CPE entry or suggest a related product/vendor addition using the action button above.